Input Output Organization Mcqs
Our Collection of Computer Input Output Organization questions and answers focuses on all areas of Computer Input Output Organization covering a collection of most authoritative and best reference books on Input Output Organization. One should spend 1 hour daily for 2-3 months to learn and assimilate Comuter Input Output Organization comprehensively.
- Home
- »
- Computer Science Mcqs
- »
- Organization and Architecture Mcqs
- »
- Input Output Organization Mcqs
- »
- Page 3
32. _________ method is used to establish priority by serially connecting all devices that request an interrupt.
Vectored-interrupting
Daisy chain
Priority
Polling
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
33. Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line…??i) Neither vectored nor multiple interrupting devices is possible.ii) Vectored interrupts is not possible but multiple interrupting devices is possible.iii) Vectored interrupts is possible and multiple interrupting devices is not possible.iv) Both vectored and multiple interrupting devices is possible.
Iii
I,iv
Ii,iii
Iii,iv
34. The processor indicates to the devices that it is ready to recieve interrupts
By enabling the interrupt request line
By enabling the IRQ bits
By activating the interrupt acknowledge line
Either a or b
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
35. The starting address sent by the device in vectored interrupt is called as
Location id
Interrupt vector
Service location
Service id
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
36. The code sent by the device in vectored interrupt is _____ long.
Upto 16 bits
Upto 32 bits
Upto 24 bits
4-8 bits
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
37. In vectored interrupts, how does the device identify itself to the processor..?
By sending its device id
By sending the machine code for the interrupt service routine
By sending the starting address of the service routine
Either a or c
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
38. DMA interface unit eliminates the need to use CPU registers to transfer data from
MAR to MBR
MBR to MAR
I/O units to memory
Memory to I/O units
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
39. The average time required to reach a storage location in memory and obtain its contents is called the
Seek time
Turnaround time
Access time
Transfer time
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
40. The process that periodically checks the status of an I/O devices, is known as
Cold swapping
I/O instructions
Polling
Dealing
41. A bus connecting processor and memory, is known as
Processor-memory bus
Bus transaction
Backplane bus
Synchronous bus
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
42. 1000 disks having 1,200,000-hour MTTF and disks being used 24 hours a day, and failed disks are being replaced with a new ones, then no that will fail over five years (43,800 hours) is,
25
30
36
40
43. A unit on the bus that initiates bus requests is called
Slave
Controller master
Striping
Bus master
Answer & Solution
No Solution for this Answer..! Report or Discus this Question
44. Request, which is used for indicating a read request for memory, is known as
ReadReq
WriteReq
DataReq
Hot swapping
45. Reads/writes requests to I/O devices, are called
Input request
Output request
I/O requests
Peripheral requests
Answer & Solution
No Solution for this Answer..! Report or Discus this Question